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 
Abstract—Contrary to conventional design principles, current-
driven pixel drivers based on source-gated transistors (SGTs) 
achieve their optimal drive current and speed with a deliberate   
5 - 10μm gate-source overlap. Total pixel circuit area need not 
increase, as the additional device area can be compensated by 
reducing the pixel storage capacitor. Numerical simulations 
demonstrate the viability of SGTs for emissive pixel drivers and 
high gain, low power, robust circuits for emerging sensor arrays. 
 
Index Terms— TFT, OLED, active matrix, display, Schottky 
barrier, pixel circuit, energy efficiency, layout optimization 
I. INTRODUCTION 
S display screens continue to progress from a means of 
delivering information to pervasive entertainment, the 
competing pressures of improved image quality and low-cost 
fabrication will increase. Emissive, OLED-based screens show 
a performance advantage over competing technologies due to 
their high contrast [1, 2], energy efficient [3, 4], flexible [5–7] 
and arbitrary-shape [8–10] form factor. Significant progress 
has been made recently in gate driver circuit design [11–14] 
and complex pixel circuits, with timing strategies optimized 
for age compensation or areal uniformity [15–20]. Yet many 
practical challenges remain [19, 21].  
Image uniformity and energy efficiency can be further 
improved by optimizing the pixel drive transistor itself. 
Source-gated transistors (SGTs) [22–25] purposely include a 
potential barrier at the source, as the main means of inducing 
current saturation. Optimized SGTs have significant 
advantages compared to traditional thin-film transistors 
(TFTs): a much lower saturation voltage [22–24], [26–29]; 
practical absence of short channel effects [23, 24, 30, 31]; and 
extremely low dependence of drain current on drain voltage 
[24, 26, 28, 32–34]. These properties are particularly desirable 
for current-driven pixels, as they enable: increased energy 
efficiency; more compact pixel designs for higher aperture 
ratios; and improved image uniformity, respectively. These 
devices differ marginally in their fabrication from TFTs and 
can be realized in practically all the usual material systems, 
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thus being easily integrated in existing large-area processes. 
The source-gate overlap required for SGT operation may be 
inherent in the fabrication. Even as this overlap and the unique 
current control mechanism lowers the maximum device speed, 
switching is still sufficiently fast for an OLED display pixel. 
An optimal range for source-gate overlap is found, which: is 
easily achievable in fabrication; does not reduce the dynamic 
performance appreciably; and incurs no significant areal 
penalty in the pixel circuit layout. The recommendations we 
derive are different to those expected for TFT circuits.  
II. DEVICE MODELING AND CHARACTERISTICS 
Device simulations were performed with the Silvaco Atlas 
(v. 5.19.17.C) suite. Staggered-electrode, top-gate devices 
have: self-aligned gate and drain electrodes; full overlap 
between the gate and the source over the length of the source 
(denoted S); a 5μm source-drain gap; a 40nm semiconductor 
layer (a-Si or poly-Si, both using the default parameters for 
materials and defects from the simulator); and a 50nm SiO2 
gate insulator. Aluminium was used as the ohmic drain 
contact. The source barrier was set by specifying the electrode 
work function and the barrier lowering parameter was α = 
4nm. 
D.c. simulations were performed to extract transfer and 
output characteristics. Capacitances and a.c. conductances 
between all pairs of terminals were computed at f = 1kHz.  
Figure 1a shows the schematic of a simple two-transistor, 
one capacitor (2T-1C) circuit for an OLED emissive (sub-) 
pixel [35]. Drive transistor, T1, sinks current through the 
OLED during operation. (Sub-)pixel brightness can be 
unequivocally set by applying a given potential to the gate of 
T1 through pass transistor T2. When the DATA line is driven at 
the desired potential, opening T2 with the SELECT signal 
charges capacitor CSTORE. Once T2 is turned off, CSTORE keeps 
the gate potential of T1 at the desired value for the duration of 
the frame. Conflicting requirements intervene in the 
optimization of the design [36]: the emissive (aperture) area A 
should be maximised; CSTORE should be small enough to 
charge rapidly and to maximize A, but large enough to retain 
enough charge despite the leakage current of T2; T2 should 
have a high on/off ratio; T1 should occupy minimal area, but 
be able to source the required output current, which should not 
vary with drain-source voltage (VDS).  
Here, we propose using a source-gated transistor (SGT) 
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architecture for device T1. Despite the comparatively low 
transconductance, SGTs have been proven to have very low 
drain voltage dependence of their drain current, even at small 
channel lengths. This results in the possibility of having a 
short and wide transistor in the same layout area for increased 
on-current, with minimal dependence on drain voltage. 
Additionally, low series voltage drop (VDS) is essential for the 
drive transistor of an OLED pixel, as it enables lower supply 
voltages, VDD, to be used for improved power efficiency [37], 
as VDD = VOLED + VDS(T1) and P = IOLED  VDD. 
A schematic cross-section of the devices highlighted in 
Figure 1a is shown in Figure 1b. Importantly, the storage 
capacitor exists between the electrical nodes represented by 
the gate and source of T1. As for this study T1 is an SGT, it is 
necessary that a certain overlap exists between the staggered 
gate and source [24]. This overlap increases the gate-source 
capacitance, CGS, which is connected electrically in parallel 
with the storage capacitor. Also shown in Figure 1b is the 
gate-to-drain (parasitic) capacitance CGD. In practice, 
transistors are likely to have an overlap between the gate and 
the drain, contributing to CGD. In this study, however, we have 
chosen a self-aligned structure, to better focus on the effects at 
the source. Whatever the device structure, the transistor 
switching speed is inversely proportional to gate capacitance. 
The output curves of a-Si SGTs are shown in Figure 1c, for 
two source-gate overlap (S) values. Of note are the low 
saturation voltage and flat curves in saturation, typical of SGT 
operation [25]. Figure 1d shows the output curve for a single 
VGS value for devices with increasing S. As shown previously 
[31, 38], for small S, the current increases proportionally with 
the source area. For larger values, this dependence reduces 
until it saturates (i.e. increasing S further leads to no rise in 
drain current), explained by the resistive potential drop with 
distance in the accumulation layer present in the source region 
at the insulator interface [23, 39]. Finally, Figure 1e shows 
that, despite the relatively large variation of current with S, the 
output conductance has an extremely small value in saturation 
(below 1pS/μm device width) for all values of S. Together 
with the low saturation voltage, this is an essential benefit of 
SGTs, which can thus be used as current sources or series 
drivers with reduced distortion and superior energy efficiency. 
The most efficient geometry has S where the dependence of 
the current with S becomes sublinear (saturates). In the present 
structures this is around S = 8μm (Figure 1d). This value 
depends on material properties, layer thicknesses, etc., but it is 
significantly larger than minimum alignment errors and 
tolerances in large-area fabrication. S = 5 – 10μm should not 
pose any problems to contemporary thin-film technologies.  
Transfer characteristics for a-Si transistors are shown in 
Figure 2a. For the same geometry, the conventional ohmic 
contact TFT will have higher current than the SGT, for which 
the on-current depends on S until saturation, as explained 
above. The d.c. characteristics of the TFT are, of course, 
independent of source length. The subthreshold region of both 
TFTs and SGTs is controlled by the semiconductor and is of 
no interest to this study. Transfer curves for polysilicon SGTs 
are presented in Figure 2b. Subthreshold behavior differs from 
the a-Si SGTs in Figure 1a due to altered material properties. 
Current levels are comparable between poly-Si and a-Si 
devices for a given source work function, however, poly-Si 
SGT transconductance is somewhat higher due to the greater 
carrier mobility, a second-order effect in SGTs. Lowering the 
barrier to 4.52eV raises the current and reduces dependence on 
S. The higher current is a direct result of the lower barrier, 
while the lower value of S for which current saturates with S is 
attributed to higher resistive potential drop in the 
semiconductor, and thus a reduction of the contribution to 
drain current from the bulk of the source [23, 39]. 
 
III. FREQUENCY BEHAVIOR VS. DEVICE GEOMETRY 
The most efficient geometry for d.c. current output has S ≈ 
8μm. Concerning dynamic performance, the gate-source 
overlap increases gate capacitance, and thus reduces the 
frequency response. Figure 2c shows the proportion of total 
gate capacitance represented by CGS for various S and source 
work function. A-Si and poly-Si devices with self-aligned 
gate/drain and d = 5μm are shown. Usual design directions 
would suggest that S should be minimized for fast operation 
(e.g. in Figure 3, for S > 8μm, CGS is > 80% of gate 
 
Fig. 1. a) Simple 2T-1C AMOLED pixel: T1 - drive transistor (SGT), T2  -
switch, CSTORE - storage capacitor; b) Cross-section of the shaded area in (a); 
c) Output curves for an n-type SGT with S = 32μm (solid lines) and S = 1μm 
(dashed lines); d) Output curve at VG = 5V for devices with varying S; e) 
Output conductance, gd, plot for the curves in (d), illustrating the very low 
values obtained in saturation for all values of S. 
 
Fig. 2. Transfer curves for: a) a-Si:H SGTs and TFT FETs (S  = 0, 4, 12μm for 
TFT; 1, 2, 4, 8, 16, 32, 64μm for SGT) and b) poly-Si SGTs with the same S
as in (a), varying source work function; c) Capacitance vs. applied bias, in a 
5μm  1μm area of interest for: a SiO2 capacitor; a Si/SiO2 structure with the 
same Schottky contact as in the SGT; a SGT at two values of VD, plotting gate 
to source capacitance and gate-source voltage representing applied bias. 
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capacitance). Two SGT operating characteristics recommend 
that source-gate overlap be larger than in conventional TFTs.  
First, in the pixel circuit, the structure formed by the source, 
semiconductor, gate insulator and gate is connected in parallel 
with the CSTORE. From Figure 2c, it can be observed that the 
gate-source capacitance of a SGT operated in saturation is 
similar to that of a MIM or a MIS capacitor of the same area, 
due to the accumulated charge layer at the semiconductor-
insulator interface [23, 38, 39] in this bias condition. The drive 
transistor’s CGS can thus be used as part of the required storage 
capacitance with practically the same areal efficiency as a 
MIM capacitor. Using SGTs, even with their required gate-
source overlap, will not compromise pixel layout. 
Second, in OLED displays, fast switching of T1 is not 
required, but optimization is desirable. SGT drain current ID 
increases initially proportionally with S, then saturates as S 
increases. Concurrently, the gate-source capacitance CGS of the 
transistor is to a good approximation proportional to S, and the 
CGS is itself the dominant term in the total gate capacitance 
CG. We can consider cut-off frequency fT = gm / (2πCG) as a 
figure of merit representative of switching speed, where gm = 
dID / dVG is the transconductance.  
There is then a range of optimal S where fT is maximised, 
intuitively at values of S beyond which the current dependence 
on S becomes sublinear (while the CGS keeps increasing in 
proportion to S). Figure 4 shows the extracted values for fT at 
different bias conditions for the a-Si SGT, poly-Si SGT and a-
Si TFT, respectively. Both SGTs show an initial increase of fT 
with S, then fT reduces, as the additional capacitance 
introduced by larger S has a greater contribution to fT than the 
increased gm. Both technologies show a peak in fT around S = 
8μm, with the higher absolute value reached by the poly-Si 
devices attributed to higher carrier mobility. The TFT exhibits 
a completely different behavior. For no value of S greater than 
zero does fT improve, since current does not change with S and 
gate-source overlap increases gate capacitance, lowering fT. 
The TFT’s fT is 5-30 times higher than that of the SGTs 
depending on bias and S, due to its larger gm in the absence of 
the source barrier. Even so, the SGT’s >250kHz fT is ample for 
this application. Figure 4 also confirms the SGT’s tolerance to 
geometrical variations. In high-throughput printing, alignment 
errors may occur, yet the SGT’s fT is practically unchanged 
over a large range of S (4 – 16μm in Figure 4a). Drain current 
is also insensitive to S for large S (see Figure 1d).  
With flat output curves for reduced non-linearity and low 
saturation voltage for power efficiency, the properties shown 
here make SGTs robust, versatile drivers for emissive pixels. 
IV. CONCLUSIONS 
SGTs offer significant advantages to current driver circuits:  
the low saturation drain voltage can potentially reduce power 
consumption by allowing a lower supply voltage to be used. In 
emissive pixel circuits, SGT drivers can improve the 
uniformity of light emission through: low drain-voltage 
dependence of drain current; tolerance to geometrical 
variations during processing; and (e.g. in a-Si:H and ZnO), 
improved bias stress stability.  
To fully exploit SGT features, circuit design techniques 
require adaptation. Contrary to conventional rules, SGTs 
acting as drive transistors in current-mode drivers benefit from 
a source-gate overlap of several microns for increased current 
injection and optimal speed. When the transistor is used in a 
pixel driver circuit, its source-gate overlap also acts as a 
storage capacitor, and its area substitutes a portion of the usual 
MIM capacitor, with potentially no increase of total circuit 
size. Arrays of precision low-power analog circuits for 
emerging flexible sensors should find similar benefits from 
these design rules.  
Fig. 3. Gate-to-source capacitance as a proportion of total gate capacitance 
and its dependence on S for SGTs modelled in different materials and with 
different values of the source metal work function. The gate capacitance is 
dominated by the gate-source component even at comparatively small values 
of S. While overlap capacitance increases linearly with S, total drain current 
eventually saturates due to the two-dimensional injection at the source.    
 
Fig. 4. Calculated cut-off frequency (fT) and its dependence on gate bias and source-gate overlap for a) an a-Si:H SGT with source contact work function 
WF = 4.67eV; b) a poly-Si SGT with WF = 4.67eV; c) an a-Si:H TFT with ohmic contacts. The optimal source-gate overlap is zero for the TFT, but in the range 
of 4-16μm for the SGT as a result of the interplay between transconductance and gate capacitance. 
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